

EVB Schematics For RK3568

RK_EVB1_RK3568_DDR4P216SD6_V1.0

Main Functions Introduction

- 1) PMIC: RK809-5+DiscretePower
- 2) RAM: DDR4 2x16Bit
- 3) ROM: eMMC5.1+SPI Falsh,Option Nand Flash
- 4) Support: Micro SD Card3.0
- 5) Support: 1 x USB3.0 OTG + 1 x USB3.0 HOST + 2 x USB2.0 HOST
- 6) Support: 1 x SATA3.0 Connector (7pin) + 4 pin Power Connector
- 7) Support: 1 x 2Lanes PCIe3.0 Connector (RC Mode)
- 8) Support: 1 x 4Lanes MIPI CSI Camera or 2 x 2Lanes MIPI CSI Camera
- 9) Support: Parallel CIF Connector(Option-Ext Board)
- 10) Support: 1 x HDMI2.0 TX
- 11) Support: eDP to VGA TX or 1 x 4Lanes eDP with Touch Connector(Option)
- 12) Support: 2 x 4Lanes MIPI DSI or 1 x 4Lanes MIPI DSI + 1 x LVDS with Touch Connector
- 13) Support: a/b/g/n/ac 2X2 WIFI,BT5.0
- 14) Support: 2 x 10/100/1000 Ethernet(RGMII)
- 15) Support: IR Receiver
- 16) Support: Optical S/PDIF TX
- 17) Support: Headphone output,1 x ECM MIC and Speaker out(1.3W@8ohm)
- 18) Support: Array MIC Connector(Ext Board PDM)
- 19) Support: Gyroscope+G-sensor
- 20) Support: Array Key(MENU,VOL+,VOL-,ESC),Reset,Power on/off Key
- 21) Support: 3 x UART + 2 x UART(Option)
- 22) Support: 1 x CAN FD
- 23) Support: 5 x SARADC
- 24) Support: Debug UART to USB connector and JTAG Connector


 Rockchip Electronics Co., Ltd 瑞芯微电子	
Project:	RK_EVB1_RK3568_DDR4P216SD6
File:	00.Cover Page
Date:	Wednesday, September 23, 2020
Designed by:	Zhangdz
Reviewed by:	Default
Rev:	V1.0
Sheet:	1 of 50

Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Diagram
Page 6	05.Power Sequence/IO Domain Map
Page 7	06.UART Map
Page 8	07.I2C Bus Map
Page 9	08.USB3/PCIE30 Fun Map
Page 10	10.RK3568_Power/GND
Page 11	11.RK3568_DDR PHY
Page 12	12.RK3568_OSC/PLL/PMUIO
Page 13	13.RK3568_Flash/SD Controller
Page 14	14.RK3568_USB/PCIe/SATA PHY
Page 15	15.RK3568_SARADC/GPIO
Page 16	16.RK3568_VI Interface
Page 17	17.RK3568_VO Interface_1
Page 18	18.RK3568_VO Interface_2
Page 19	19.RK3568_Audio Interface
Page 20	20.Power_DC IN
Page 21	21.Power_PMIC
Page 22	22.Power_other
Page 23	23.Power_Flash Power Manage
Page 24	25.USB2/USB3 Port
Page 25	33.DRAM-DDR4_2x16bit_96P
Page 26	40.Flash-eMMC Flash
Page 27	41.Flash-Nand Flash(Optional)
Page 28	42.Flash-MicroSD Card
Page 29	43.Flash-SPI FLASH
Page 30	47.VI-Camera_MIPI-CSI
Page 31	50.VO-HDMI2.0 TX
Page 32	52.VO-LCM_MIPI-DSI_TX0/LVDS_TX0
Page 33	54.VO-LCM_MIPI-DSI_TX1
Page 34	56.VO-LCM_eDP(Optional)
Page 35	59.VO-VGA Output(RTD2166)
Page 36	62.WIFI/BT-SDIO_2T2R + UART
Page 37	67.Ethernet-GEPHY_RGMII0
Page 38	68.Ethernet-GEPHY_RGMII1
Page 39	70.Audio Port
Page 40	76.Audio-S/PDIF TX Port
Page 41	77.Audio-MIC Array Interface
Page 42	82.PCIE-PCIE3.0_Slot
Page 43	83.SATA-SATA3.0_Slot_7P
Page 44	90.Sensor/IR Receiver
Page 45	91.Debug UART/JTAG Port
Page 46	92.KEY Array
Page 47	95.UART/CAN Port
Page 48	97.Power Test-Current Det MCU
Page 49	98.Power Test-ADC
Page 50	99.Mark/Hole/Heatsink
Page 51	
Page 52	
Page 53	

Generate Bill of Materials

Header:

Item\Part\Description\PCB Footprint\Reference\Quantity\Option

Combined property string:

{Item}\{Value}\{Description}\{PCB Footprint}\{Reference}\{Quantity}\{Option}

Description

Note

Option


Notes

NOTE 1:
Component parameter description
 1. DNP stands for component not mounted temporarily
 2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:
 Please use our recommended components to avoid too many changes.
 For more informations about the second source, please refer to our AVL.

Rockchip 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	01.Index and Notes		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangtz	Reviewed by:	Default
		Sheet:	2 of 50


RK3568 Ref Block Diagram




Rockchip Confidential

Power Diagram

12V Adapter



Power Sequence



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0.9V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0.9V	OFF	OFF	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	OFF	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	3.3V	OFF	OFF	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON	TBD	TBD
	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	1.8V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_RESETh			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	ON	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	OFF	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	ON	TBD	TBD


IO Power Domain Map


Updates must be Revision accordingly!

IO Domain	Pin Num	Support IO Voltage		Actual assigned IO Domain Voltage			Notes
		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	
PMUIO1	Pin Y20	✓	✗	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	Pin W19	✓	✓	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	Pin H17	✓	✓	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	Pin H18	✓	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V, FLASH_VOL_SEL must be logic low
VCCIO3	Pin L22	✓	✓	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	Pin J21	✓	✓	VCCIO4	VCC_1V8	1.8V	
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6	VCC_1V8	1.8V	
VCCIO7	Pin V12	✓	✓	VCCIO7	VCC_3V3	3.3V	

UART MAP

RK3568




		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	06.UART Map		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangtz	Reviewed by:	Default
		Sheet:	7 of 50

I2C MAP


RK3568

Rockchip Confidential




Rockchip 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	07.I2C Bus Map		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	8 of 50		

USB3.0 OTG0




USB3.0 HOST1



PCIe3.0 PHY

Option1	PCIe3.0 x2Lane	PCIe30_REFCLK (RC/EP:input)	PCIe30_TX0 PCIe30_RX0 PCIe30_TX1 PCIe30_RX1	PCIe30X2_CLKREQn PCIe30X2_WAKEn PCIe30X2_PERSTn PCIe30X2_BUTTONRSTn	RC or EP
Option2	PCIe3.0 x1Lane + PCIe3.0 x1Lane	PCIe30_REFCLK (RC:input)	PCIe30_TX0 PCIe30_RX0	PCIe30X2_CLKREQn PCIe30X2_WAKEn PCIe30X2_PERSTn PCIe30X2_BUTTONRSTn	Only RC
			PCIe30_TX1 PCIe30_RX1	PCIe30X1_CLKREQn PCIe30X1_WAKEn PCIe30X1_PERSTn PCIe30X1_BUTTONRSTn	Only RC


PCIe3.0 REFCLK




PCIe2.0 PHY

MULTI_PHY2	PCIe2.0 x1Lane	PCIe20_REFCLK (RC:output)	PCIe20_TX PCIe20_RX	PCIe20_CLKREQn PCIe20_WAKEn PCIe20_PERSTn PCIe20_BUTTONRSTn	Only RC
-------------------	---------------------------	------------------------------	------------------------	--	----------------


PCIe2.0 REFCLK




RK3568_ABCDE (Power&Gnd)




Rockchip Confidential

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	10.RK3568_Power/GND		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	10 of 50

RK3568_G (OSC/PLL/PMUIO1/2)




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package




RK3568_I (VCCIO2 Domain)

U1000I




RK3568-Socket
BGA636_65Rx65Rx45R3_S




RK3568_J (VCCIO3 Domain)

U1000J




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package




Truth Table

S	OE	Function
X	H	Disconnect
L	L	D+, D- = HSD1 _n
H	L	D+, D- = HSD2 _n




SDMMC D2/ARMJTAG TCK R1317 2 DNP 1 OR 5% SDMMC D2
SDMMC D3/ARMJTAG TMS R1318 2 DNP 1 OR 5% SDMMC D3



RK3568_K (VCCIO4 Domain)



RK3568_N (VCCIO7 Domain)



RK3568_O (SARADC/OTP)



SARADC_VIN1_EVB_HW_ID	Rup	Rdown	ADC	
EVB1	10K	DNP	1023	1.8V
EVB2	20K	100K	852	1.5V
EVB3	18K	36K	681	1.2V
EVB4	51K	51K	512	0.9V
EVB5	36K	18K	340	0.6V
EVB6	100K	20K	170	0.3V
EVB7	DNP	10K	0	0V
EVB8				

Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip
瑞芯微电子

Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3568_DDR4P216SD6

File: 15.RK3568_SARADC/GPIO

Date: Wednesday, September 23, 2020



Rev: V1.0

Designed by: Zhangtz



Reviewed by: Default

Sheet: 15 of 50

RK3568_P (MIPI_CSI_RX)



RK3568_M (VCCIO6 Domain)




Mode	16bit	12bit	10bit	8bit
CIF D0	D0	--	--	--
CIF D1	D1	--	--	--
CIF D2	D2	--	--	--
CIF D3	D3	--	--	--
CIF D4	D4	D0	--	--
CIF D5	D5	D1	--	--
CIF D6	D6	D2	D0	--
CIF D7	D7	D3	D1	--
CIF D8	D8	D4	D2	D0
CIF D9	D9	D5	D3	D1
CIF D10	D10	D6	D4	D2
CIF D11	D11	D7	D5	D3
CIF D12	D12	D8	D6	D4
CIF D13	D13	D9	D7	D5
CIF D14	D14	D10	D8	D6
CIF D15	D15	D11	D9	D7


Support BT601 YCbCr 422 8bit input
 Support BT656 YCbCr 422 8bit input
 Support RAW 8/10/12bit input
 Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling
 Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input

Note:
 Caps of between dashed green lines and U1000 should be placed under the U1000 package.
 Other caps should be placed close to the U1000 package


RK3568_R (MIPI_DSI_TX0/LVDS_TX0)




RK3568_S (MIPI_DSI_TX1)



RK3568_T (eDP TX)



RK3568_Q (HDMI2.0 TX)



HDMI TMSD trace
100 Ohm ±10%

Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3568_L (VCCIO5 Domain)

U1000L


VCCIO5 Domain

Operating Voltage=1.8V/3.3V

LCDC D0	/ VOP BT656 D0 M0	/ SPI0 MISO M1	/ PCIE20 CLKREOn M1	/ I2S1 MCLK M2	/ GPIO2 D0 d
LCDC D1	/ VOP BT656 D1 M0	/ SPI0 MOSI M1	/ PCIE20 WAKEn M1	/ I2S1 SCLK TX M2	/ GPIO2 D1 d
LCDC D2	/ VOP BT656 D2 M0	/ SPI0 CS0 M1	/ PCIE30X1 CLKREOn M1	/ I2S1 LRCK TX M2	/ GPIO2 D2 d
LCDC D3	/ VOP BT656 D3 M0	/ SPI0 CLK M1	/ PCIE30X1 WAKEn M1	/ I2S1 SDIO M2	/ GPIO2 D3 d
LCDC D4	/ VOP BT656 D4 M0	/ SPI2 CS1 M1	/ PCIE30X2 CLKREOn M1	/ I2S1 SDI1 M2	/ GPIO2 D4 d
LCDC D5	/ VOP BT656 D5 M0	/ SPI2 CS0 M1	/ PCIE30X2 WAKEn M1	/ I2S1 SDI2 M2	/ GPIO2 D5 d
LCDC D6	/ VOP BT656 D6 M0	/ SPI2 MOSI M1	/ PCIE30X2 PERStn M1	/ I2S1 SDI3 M2	/ GPIO2 D6 d
LCDC D7	/ VOP BT656 D7 M0	/ SPI2 MISO M1	/ UART8 TX M1	/ I2S1 SDO0 M2	/ GPIO2 D7 d
LCDC CLK	/ VOP BT656 CLK M0	/ SPI2 CLK M1	/ UART8 RX M1	/ I2S1 SDO1 M2	/ GPIO3 A0 d
LCDC D8	/ VOP BT1120 D0	/ SPI1 CS0 M1	/ PCIE30X1 PERStn M1	/ SDMMC2 D0 M1	/ GPIO3 A1 d
LCDC D9	/ VOP BT1120 D1	/ GMAC1 TXD2 M0	/ I2S3 MCLK M0	/ SDMMC2 D1 M1	/ GPIO3 A2 d
LCDC D10	/ VOP BT1120 D2	/ GMAC1 TXD3 M0	/ I2S3 SCLR M0	/ SDMMC2 D2 M1	/ GPIO3 A3 d
LCDC D11	/ VOP BT1120 D3	/ GMAC1 RXD2 M0	/ I2S3 LRCK M0	/ SDMMC2 D3 M1	/ GPIO3 A4 d
LCDC D12	/ VOP BT1120 D4	/ GMAC1 RXD3 M0	/ I2S3 SDO M0	/ SDMMC2 CMD M1	/ GPIO3 A5 d
LCDC D13	/ VOP BT1120 CLK	/ GMAC1 TXCLK M0	/ I2S3 SDI M0	/ SDMMC2 CLK M1	/ GPIO3 A6 d
LCDC D14	/ VOP BT1120 D5	/ GMAC1 RXCLK M0	/ SDMMC2 DET M1	/ GPIO3 A7 d	
LCDC D15	/ VOP BT1120 D6	/ ETH1 REFCLK0 25M M0	/ SDMMC2 PWREn M1	/ GPIO3 B0 d	
LCDC D16	/ VOP BT1120 D7	/ GMAC1 RXD0 M0	/ UART4 RX M1	/ PWM8 M0	/ GPIO3 B1 d
LCDC D17	/ VOP BT1120 D8	/ GMAC1 RXD1 M0	/ UART4 TX M1	/ PWM9 M0	/ GPIO3 B2 d
LCDC D18	/ VOP BT1120 D9	/ GMAC1 RXDV CRS M0	/ I2C5 SCL M0	/ PDM SDI0 M2	/ GPIO3 B3 d
LCDC D19	/ VOP BT1120 D10	/ GMAC1 RXER M0	/ I2C5 SDA M0	/ PDM SDI1 M2	/ GPIO3 B4 d
LCDC D20	/ VOP BT1120 D11	/ GMAC1 TXD0 M0	/ I2C3 SCL M1	/ PWM10 M0	/ GPIO3 B5 d
LCDC D21	/ VOP BT1120 D12	/ GMAC1 TXD1 M0	/ I2C3 SDA M1	/ PWM11 IR M0	/ GPIO3 B6 d
LCDC D22	/ PWM12 M0	/ GMAC1 TXEN M0	/ UART3 TX M1	/ PDM SDI2 M2	/ GPIO3 B7 d
LCDC D23	/ PWM13 M0	/ GMAC1 MCLKINOUT M0	/ UART3 RX M1	/ PDM SDI3 M2	/ GPIO3 C0 d
LCDC HSYNC	/ VOP BT1120 D13	/ SPI1 MOSI M1	/ PCIE20 PERStn M1	/ I2S1 SDO2 M2	/ GPIO3 C1 d
LCDC VSYNC	/ VOP BT1120 D14	/ SPI1 MISO M1	/ UART5 TX M1	/ I2S1 SDO3 M2	/ GPIO3 C2 d
LCDC DEN	/ VOP BT1120 D15	/ SPI1 CLK M1	/ UART5 RX M1	/ I2S1 SCLR RX M2	/ GPIO3 C3 d
PWM14 M0	/ VOP PWM M1	/ GMAC1 MDC M0	/ UART7 TX M1	/ PDM CLK1 M2	/ GPIO3 C4 d
PWM15 IR M0	/ SPDIF TX M1	/ GMAC1 MDIO M0	/ UART7 RX M1	/ I2S1 LRCK RX M2	/ GPIO3 C5 d

RK3568-Socket
BGA636_65Rx65Rx45R3_S

VCCIO5_1
VCCIO5_2



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential

Rockchip 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	18.RK3568_VO Interface_2		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	18 of 50

RK3568_H (VCCIO1 Domain)




U1000H

VCCIO1 Domain



Operating Voltage=1.8V/3.3V

I2C3 SDA M0 / UART3 RX M0 / CAN1 RX M0 / AUDIOPWM LOUT P / ACODEC ADC DATA / GPIO1 A0 u	D18	I2C3 SDA
I2C3 SCL M0 / UART3 TX M0 / CAN1 TX M0 / AUDIOPWM LOUT N / ACODEC ADC CLK / GPIO1 A1 u	E18	I2C3 SCL
I2S1 MCLK M0 / UART3 RTSn M0 / SCR CLK / PCIE30X1 PERSTn M2 / GPIO1 A2 d	A19	I2S1 MCLK M0
I2S1 SCLK TX M0 / UART3 CTSn M0 / SCR IO / PCIE30X1 WAKEn M2 / ACODEC DAC CLK / GPIO1 A3 d	B19	I2S1 SCLK TX M0
I2S1 SCLK RX M0 / UART4 RX M0 / PDM CLK1 M0 / SPDIF TX M0 / GPIO1 A4 d	F18	I2S1 SCLK RX M0/PDM CLK1 M0
I2S1 LRCK TX M0 / UART4 RTSn M0 / SCR RST / PCIE30X1 CLKREOn M2 / ACODEC DAC SYNC / GPIO1 A5 d	A20	I2S1 LRCK TX M0
I2S1 LRCK RX M0 / UART4 TX M0 / PDM CLK0 M0 / AUDIOPWM ROUT P / GPIO1 A6 d	C20	I2S1 LRCK RX M0/PDM CLK0 M0
I2S1 SDO0 M0 / UART4 CTSn M0 / SCR DET / AUDIOPWM ROUT N / ACODEC DAC DATAL / GPIO1 A7 d	B20	I2S1 SDO0 M0
I2S1 SDO1 M0 / I2S1 SDI3 M0 / PDM SDI3 M0 / PCIE20 CLKREOn M2 / ACODEC DAC DATAR / GPIO1 B0 d	D20	I2S1 SDO1 M0/I2S1 SDI3 M0/PDM SDI3 M0
I2S1 SDO2 M0 / I2S1 SDI2 M0 / PDM SDI2 M0 / PCIE20 WAKEn M2 / ACODEC ADC SYNC / GPIO1 B1 d	E20	I2S1 SDO2 M0/I2S1 SDI2 M0/PDM SDI2 M0
I2S1 SDO3 M0 / I2S1 SDI1 M0 / PDM SDI1 M0 / PCIE20 PERSTn M2 / GPIO1 B2 d	A21	I2S1 SDO3 M0/I2S1 SDI1 M0/PDM SDI1 M0
I2S1 SDI0 M0 / PDM SDI0 M0 / GPIO1 B3 d	B21	I2S1 SDI0 M0/PDM SDI0 M0

RK3568-Socket
BGA636_65Rx65Rx45R3_5




Default:RK809+PDM MIC
S1900=ON
S1901=OFF




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package


Rockchip Confidential

 Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6
File:	19.RK3568_Audio Interface
Date:	Wednesday, September 23, 2020
Designed by:	Zhangdz
Reviewed by:	Default
Rev:	V1.0
Sheet:	19 of 50


12V/3A DCIN




VCC3V3_SYS



VCC5V0_SYS






VCC5V0_USB



Rockchip 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	20.Power_DC_IN		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangtz	Reviewed by:	Default
		Sheet:	20 of 50



Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)





Note:
 FLASH_VOL_SEL state decided
 to VCCIO2 domain IO driven by default
 Logic=L: 3.3V IO driven
 Logic=H: 1.8V IO driven

- USB3_OTG_DP
 - USB3_OTG_DM
 - USB3_OTG_VBUSDET
 - USB3_OTG_ID
 - USB3_OTG_SSTXP
 - USB3_OTG_SSTXN
 - USB3_OTG_SSRXP
 - USB3_OTG_SSRXN
-
- USB3_HOST1_DP
 - USB3_HOST1_DM
 - USB3_HOST1_SSTXP
 - USB3_HOST1_SSTXN
 - USB3_HOST1_SSRXP
 - USB3_HOST1_SSRXN
-
- USB2_HOST2_DP
 - USB2_HOST2_DM
 - USB2_HOST3_DP
 - USB2_HOST3_DM
-
- USB_OTG_PWREN_B_GPI00_A5
 - USB_HOST_PWREN_B_GPI00_A6





USB3.0 OTG

Note:
USB3.0信号的ESD不能随便换掉
如需换那么必须选择相同的规格。
 $C_j \leq 0.4\text{pF}$





USB3.0 HOST1

Note:
USB3.0信号的ESD不能随便换掉
如需换那么必须选择相同的规格。
 $C_j \leq 0.4\text{pF}$




USB2.0 HOST2



USB2.0 HOST3

DDR4P216SD6



Notes:
Close to DRAM

Notes:
Close to SOC

Notes:
When use DDP DDR4 SDRAM,
DDR4 SDRAM' M9 pin connect to DDR_Bg1 net of SOC;
DDR4 SDRAM' T7 pin connect to GND;
DDR4 SDRAM' E9 pin connect to GND by 240ohm resistor

Rockchip Confidential

Rockchip 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	33.DRAM-DDR4_2x16bit_96P		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangtz	Reviewed by:	Default
		Sheet:	25 of 50




>>eMMC_D0/FLASH_D0
 >>eMMC_D1/FLASH_D1
 >>eMMC_D2/FLASH_D2
 >>eMMC_D3/FLASH_D3
 >>eMMC_D4/FLASH_D4
 >>eMMC_D5/FLASH_D5
 >>eMMC_D6/FLASH_D6
 >>eMMC_D7/FLASH_D7

 >>eMMC_CMD/FLASH_WRn

 >>eMMC_CLKOUT/FLASH_DQS

 >>eMMC_DATA_STROBE/FLASH_CLE

 >>eMMC_RSTn/FSPI_D2/FLASH_WPn



Rockchip Confidential

Rockchip 瑞芯微电子 Rockchip Electronics Co., Ltd
 Project: RK_EVB1_RK3568_DDR4P216SD6
 File: 40.Flash-eMMC Flash
 Date: Wednesday, September 23, 2020 Rev: V1.0
 Designed by: Zhangdz Reviewed by: Default Sheet: 26 of 50

>>eMMC D0/FLASH D0
 >>eMMC D1/FLASH D1
 >>eMMC D2/FLASH D2
 >>eMMC D3/FLASH D3
 >>eMMC D4/FLASH D4
 >>eMMC D5/FLASH D5
 >>eMMC D6/FLASH D6
 >>eMMC D7/FLASH D7

 >>eMMC_CMD/FLASH WRn

 >>eMMC_CLKOUT/FLASH DQS


 >>eMMC_DATA_STROBE/FLASH_CLE

 >>eMMC_RSTn/FSPI_D2/FLASH_WPn
 >>FSPI_CLK/FLASH_ALE
 >>FSPI_D0/FLASH_RDY
 >>FSPI_D1/FLASH_RDn
 >>FSPI_CS0n/FLASH_CS0n
 >>FSPI_D3/FLASH_CS1n

eMMC_DATA_STROBE/FLASH_CLE R4100 1 @Nand 2 OR 5% FLASH_CLE
 R0402


 eMMC_CLKOUT/FLASH_DQS R4101 1 @Nand 2 OR 5% FLASH_DQS
 R0402

 eMMC_CMD/FLASH_WRn R4108 1 @Nand 2 OR 5% FLASH_WRn
 R0402




Note: if use SLC Nand, This Resistance is DNP


Note: if use toshiba and sandisk DDR mode, VCCQ1 and VCCQ4 must be connected to VCC_IO.





Rockchip 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	41.Flash-Nand Flash(Optional)		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	27 of 50



VCC3V3_SD




Close to MicroSD Card




J4200
TFP09-2-12B
TF9_TFP09-2-12B


MicroSD Card

 Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6
File:	42.Flash-MicroSD Card
Date:	Wednesday, September 23, 2020
Designed by:	Zhangdz
Reviewed by:	Default
Rev:	V1.0
Sheet:	28 of 50

- >>FSPI_CLK/FLASH_ALE
- >>FSPI_D0/FLASH_RDY
- >>FSPI_D1/FLASH_RDn
- >>eMMC_RSTn/FSPI_D2/FLASH_WPn
- >>FSPI_D3/FLASH_CS1n
- >>FSPI_CS0n/FLASH_CS0n




SPI Nor: W25Q256JWEIQ 1.8V
W25Q256FV, GD25Q256D 3.3V



Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	43.Flash-SPI FLASH		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	29 of 50		




MIPI-CSI_RX CON




Pin1	:GND
Pin2	:DON
Pin3	:DOP
Pin4	:GND
Pin5	:DIN
Pin6	:DIP
Pin7	:GND
Pin8	:CLKON
Pin9	:CLKOP
Pin10	:GND
Pin11	:D2N
Pin12	:D2P
Pin13	:GND
Pin14	:D3N
Pin15	:D3P
Pin16	:GND
Pin17	:MIPI_MCLK0
Pin18	:GND
Pin19	:IVR_OUT
Pin20	:MIPI_RST0
Pin21	:MIPI_PDN0
Pin22	:MIPI_PWREN0
Pin23	:I2C_SCL
Pin24	:I2C_SDA
Pin25	:GND/FSYNC_IN
Pin26	:GND
Pin27	:GND
Pin28	:SV0_IN
Pin29	:SV0_IN
Pin30	:SV0_IN
Pin31	:GND
Pin32	:MIPI_PWREN1
Pin33	:MIPI_PDN1
Pin34	:MIPI_RST1
Pin35	:GND
Pin36	:MIPI_MCLK1
Pin37	:GND
Pin38	:CLKIN
Pin39	:CLKIP
Pin40	:GND

- << MIPI_CSI_RX_D0P
- << MIPI_CSI_RX_D0N
- << MIPI_CSI_RX_D1P
- << MIPI_CSI_RX_D1N
- << MIPI_CSI_RX_D2P
- << MIPI_CSI_RX_D2N
- << MIPI_CSI_RX_D3P
- << MIPI_CSI_RX_D3N
- << MIPI_CSI_RX_CLKOP
- << MIPI_CSI_RX_CLKON
- << MIPI_CSI_RX_CLKIP
- << MIPI_CSI_RX_CLKIN
- << CIF_CLKOUT
- << REFCLK_OUT_CAM
- << I2C4_SDA_M0
- << I2C4_SCL_M0
- << CAMERA0_PDN_L_GPIO4_B4
- << CAMERA1_PDN_L_GPIO4_B5
- << MIPICAM1_RST_L_GPIO3_B5
- << MIPICAM0_RST_L_GPIO3_B6
- << PWM14_M0
- << DVP_PWREN_H_GPIO0_C1
- << PWM14_M0





VCCIO5 Domain
3.3V



- >>HDMI_TX2P_PORT
- >>HDMI_TX2N_PORT
- >>HDMI_TX1P_PORT
- >>HDMI_TX1N_PORT
- >>HDMI_TX0P_PORT
- >>HDMI_TX0N_PORT
- >>HDMI_TXCLKP_PORT
- >>HDMI_TXCLKN_PORT
- <<HDMI_TX_SCL
- <<HDMI_TX_SDA
- <<HDMI_TX_CEC_M0
- <<HDMI_TX_HPDIN




$C_j \leq 0.4\text{pF}$





Rockchip Confidential

Rockchip 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	50.VO-HDMI2.0 TX		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	31 of 50



FPC Pin List

Pin1	:GND
Pin2	:DON
Pin3	:D0P
Pin4	:GND
Pin5	:D1N
Pin6	:D1P
Pin7	:GND
Pin8	:CLKN/AUXN
Pin9	:CLKP/AUXP
Pin10	:GND
Pin11	:D2N
Pin12	:D2P
Pin13	:GND
Pin14	:D3N
Pin15	:D3P
Pin16	:GND
Pin17	:LCD_PWM_BL
Pin18	:LCD_TE
Pin19	:VCC3V3_LCD
Pin20	:LCD_RST
Pin21	:LCD_ID
Pin22	:LCD_PWREN
Pin23	:TP_I2C_SCL
Pin24	:TP_I2C_SDA
Pin25	:TP_INT
Pin26	:TP_RST
Pin27	:GND
Pin28	:5V0
Pin29	:5V0
Pin30	:5V0



Rockchip Confidential





Rockchip Electronics Co., Ltd 瑞芯微电子			
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	52.VO-LCM_MIPI-DSI_TX0/LVDS_TX0		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	32	of	50

FPC Pin List

- Pin1 :GND
- Pin2 :D0N
- Pin3 :D0P
- Pin4 :GND
- Pin5 :D1N
- Pin6 :D1P
- Pin7 :GND
- Pin8 :CLKN/AUXN
- Pin9 :CLKP/AUXP
- Pin10:GND
- Pin11:D2N
- Pin12:D2P
- Pin13:GND
- Pin14:D3N
- Pin15:D3P
- Pin16:GND
- Pin17:LCD_PWM_BL
- Pin18:LCD_TE
- Pin19:VCC3V3_LCD
- Pin20:LCD_RST
- Pin21:LCD_ID
- Pin22:LCD_PWREN
- Pin23:TP_I2C_SCL
- Pin24:TP_I2C_SDA
- Pin25:TP_INT
- Pin26:TP_RST
- Pin27:GND
- Pin28:5V0
- Pin29:5V0
- Pin30:5V0

- >> MIPI_DSI_TX1_D0P
- >> MIPI_DSI_TX1_D0N
- >> MIPI_DSI_TX1_D1P
- >> MIPI_DSI_TX1_D1N
- >> MIPI_DSI_TX1_D2P
- >> MIPI_DSI_TX1_D2N
- >> MIPI_DSI_TX1_D3P
- >> MIPI_DSI_TX1_D3N
- >> MIPI_DSI_TX1_CLKP
- >> MIPI_DSI_TX1_CLKN

- >> I2C1_SCL_TP
- << I2C1_SDA_TP
- >> TP_INT_L_GPIO0_B5
- >> TP_RST_L_GPIO0_B6
- >> LCD1_BL_PWM5
- >> LCD1_PWREN_H_GPIO0_C5
- >> LCD1_RST_L_GPIO3_B6
- << SARADC_VIN2_LCD_ID



Rockchip 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	54.VO-LCM_MIPI-DSI_TX1		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	33 of 50



>>>EDP_TX_D0P
 >>>EDP_TX_D0N
 >>>EDP_TX_D1P
 >>>EDP_TX_D1N
 >>>EDP_TX_D2P
 >>>EDP_TX_D2N
 >>>EDP_TX_D3P
 >>>EDP_TX_D3N
 >>>EDP_TX_AUXP
 >>>EDP_TX_AUXN

>>>I2C1_SCL_TP
 <<<I2C1_SDA_TP
 >>>TP_INT_L_GPIO0_B5
 >>>TP_RST_L_GPIO0_B6




>>>LCD0_BL_PWM4
 >>>LCD0_PWREN_H_GPIO0_C7

>>>LCD0_RST_L_GPIO3_B5

<<<SARADC_VIN2_LCD_ID





Default: eDP to VGA
 Place at branch point




For Debug


J5600
 CNN30_1R00_FP05SL_V
 CNN30_1R00_FP05SL_V









FPC Pin List

- Pin1 :GND
- Pin2 :DON
- Pin3 :D0P
- Pin4 :GND
- Pin5 :D1N
- Pin6 :D1P
- Pin7 :GND
- Pin8 :CLKN/AUXN
- Pin9 :CLKP/AUXP
- Pin10:GND
- Pin11:D2N
- Pin12:D2P
- Pin13:GND
- Pin14:D3N
- Pin15:D3P
- Pin16:GND
- Pin17:LCD_PWM_BL
- Pin18:LCD_TE
- Pin19:VCC3V3_LCD
- Pin20:LCD_RST
- Pin21:LCD_ID
- Pin22:LCD_PWREN
- Pin23:TP_I2C_SCL
- Pin24:TP_I2C_SDA
- Pin25:TP_INT
- Pin26:TP_RST
- Pin27:GND
- Pin28:5V0
- Pin29:5V0
- Pin30:5V0

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	56.VO-LCM_eDP(Optional)		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	34 of 50






Rockchip 瑞芯微电子			
Rockchip Electronics Co., Ltd			
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	59.VO-VGA Output(RTD2166)		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangtz	Reviewed by:	Default
		Sheet:	35 of 50





Rockchip Confidential




Rockchip 瑞芯微电子				Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6				
File:	62.WIFI/BT-SDIO_2T2R + UART				
Date:	Wednesday, September 23, 2020	Rev:	V1.0		
Designed by:	Zhangtz	Reviewed by:	Default	Sheet:	36 of 50




VCCIO_PHY0=3.3V	DNP	22R	Default
VCCIO_PHY0=1.8V	120R	100R	



HR915330CE: -40~85



VCC_PHY0_I/O Voltage Config




PHY Address Config


PHY Address	PHYAD[2:0]
1 (default)	3'b001




Pull-up for additional 2ns delay to RXC for data latching




Pull-up for additional 2ns delay to TXC for data latching




Pull-up to disable PLL @ ALDPS mode (Low power mode)




RGMI Power Source	CFG EXT	CFG LDO[1:0]
External 3.3V	1'b1	2'b00
External 1.8V (default)	1'b1	2'b10
Internal 1.8V	1'b0	2'b10




Reserve for EMI.






Close to PIN28













Close to PIN11,40









Close to PIN29



VCCIO_PHY1=3.3V	DNP	22R	Default
VCCIO_PHY1=1.8V	120R	100R	



RGMI Power Source	CFG EXT	CFG LDO[1:0]
External 3.3V	1'b1	2'b00
External 1.8V (default)	1'b1	2'b10
Internal 1.8V	1'b0	2'b10




VCC_PHY0_IO Voltage Config

PHY Address	PHYAD[2:0]
1 (default)	3'b001



Pull-up for additional 2ns delay to RXC for data latching



Pull-up for additional 2ns delay to TXC for data latching




Pull-up to disable PLL @ ALDPS mode (Low power mode)




- >> HPL_OUT
- >> HP_SNS
- >> HPR_OUT
- >> SPKN_OUT
- >> SPKP_OUT
- << MIC1_INP
- << MIC1_INN
- << HP_DET_L_GPIO3_C2

SPK

Note: 8ohm/1.3W
Speaker Output



MIC





MIC: (Default)


- 1-8=ON
- 2-7=ON
- 3-6=OFF
- 4-5=OFF

LOOPBACK:

- 1-8=OFF
- 2-7=OFF
- 3-6=ON
- 4-5=ON




Headphone




Rockchip 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	70.Audio Port		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	39 of 50

>> SPDIF_TX_M0
 >> SPDIF_TX_M1
 >> SPDIF_TX_M2



Rockchip Confidential

 Rockchip Electronics Co., Ltd 瑞芯微电子			
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	76.Audio-S/PDIF TX Port		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	40 of 50



>>> I2S1_MCLK_M0_CON
 >>> I2S1_SCLK_RX_M0/PDM_CLK1_M0_CON
 >>> I2S1_SCLK_TX_M0_CON
 >>> I2S1_LRCK_TX_M0_CON
 >>> I2S1_LRCK_RX_M0/PDM_CLK0_M0_CON
 >>> I2S1_SDO0_M0_CON
 >>> I2S1_SDO1_M0/I2S1_SDI3_M0/PDM_SDI3_M0_CON
 >>> I2S1_SDO2_M0/I2S1_SDI2_M0/PDM_SDI2_M0_CON
 >>> I2S1_SDO3_M0/I2S1_SDI1_M0/PDM_SDI1_M0_CON
 >>> I2S1_SDI0_M0/PDM_SDI0_M0_CON

<<< I2C3_SDA_M0
 <<< I2C3_SCL_M0


<<< HP_DET_L_GPIO3_C2

>>> PA_EN_H_GPIO3_C3

I2S1_SDO0_M0_CON R7709 1 2 22R 5% R0402
 I2S1_SDO2_M0/I2S1_SDI2_M0/PDM_SDI2_M0_CON R7711 1 DNP 2 22R 5% R0402
 I2S1_SDI0_M0/PDM_SDI0_M0_CON R7713 1 2 22R 5% R0402
 I2S1_SDO2_M0/I2S1_SDI2_M0/PDM_SDI2_M0_CON R7715 1 2 22R 5% R0402
 I2C3_SDA_M0 R7718 1 2 22R 5% R0402






DigitalAudio_FFC_CON
CNN30_1R00_FP05SL_V

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	77.Audio-MIC Array Interface		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	41 of 50


PCIe3.0 x 2Lanes (X 4Slot)

10W Slot:
12V 0.5Amax
3.3V 3Amax
3.3Vaux 0.375Amax


- >>>PCI30_TX0P
- >>>PCI30_TX0N
- >>>PCI30_TX1P
- >>>PCI30_TX1N
- >>>PCI30_RX0P
- >>>PCI30_RX0N
- >>>PCI30_RX1P
- >>>PCI30_RX1N
- >>>PCI30_REFCLKP_IN
- >>>PCI30_REFCLKN_IN
- >>>PCI30_REFCLKP
- >>>PCI30_REFCLKN
- >>>MULTI_PHY0_REFCLKP
- >>>MULTI_PHY0_REFCLKN
- >>>MULTI_PHY1_REFCLKP
- >>>MULTI_PHY1_REFCLKN
- >>>PCI30X2_CLKREQ0_M1
- >>>PCI30X2_WARE0_M1
- >>>PCI30X2_FERST0_M1
- >>>PCI30X2_FPRST_L_GPI02_D7
- >>>PCI30_PWREN_B_GPI00_D4
- >>>PCI30CLIC_OR_B_GPI03_A7






Signal	Value	Component	Value	Signal	Value	Component	Value
VCC3V3_P16C0	RB216	10k	5%	PI6C_S1	0	PI6C_S0	1
				Out Freq			100MHz
VCC3V3_P16C0	RB217	2	10k	5%	PI6C_S0	0	PI6C_S0
				Spread %			No Spread
VCC3V3_P16C0	RB219	2	10k	5%	PI6C_S0	0	PI6C_S0
				Spread %			No Spread
VCC3V3_P16C0	RB220	2	10k	5%	PI6C_S0	0	PI6C_S0
				Spread %			No Spread
VCC3V3_P16C0	RB221	2	10k	5%	PI6C_S0	0	PI6C_S0
				Spread %			No Spread
VCC3V3_P16C0	RB222	2	10k	5%	PI6C_S0	0	PI6C_S0
				Spread %			No Spread




If board target trace impedance is 50ohm then R = 475ohm providing an IREF of 2.32 mA . The output current (IOH) is 6 * IREF . 6x2.32x50=696mV




SATA3.0 Port2



NOTES: The SATA differential trace impedance is 100 OHM.
 The SATA trace length is less than 5 inch.




NOTES: Close to DC Port




 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	83.SATA-SATA3.0 Slot_7P		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	43 of 50

<< PWM7_IR
 >> I2C5_SCL_M0
 >> I2C5_SDA_M0
 << GSSENSOR_INT_L_GPIO3_C1

IR Receiver




Gyroscope+G-sensor





 Rockchip Electronics Co., Ltd
 瑞芯微电子

Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	90.Sensor/IR Receiver		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	44 of 50

Debug UART2



ARM JTAG






Rockchip Confidential

Rockchip 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	91.Debug UART/JTAG Port		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangtz	Reviewed by:	Default
		Sheet:	45 of 50

<< SARADC_VIN0_KEY/RECOVERY


SARADC_VIN3
SARADC_VIN4
SARADC_VIN5
SARADC_VIN6
SARADC_VIN7




 Rockchip Electronics Co., Ltd					
Project:	RK_EVB1_RK3568_DDR4P216SD6				
File:	92.KEY Array				
Date:	Wednesday, September 23, 2020	Rev:	V1.0		
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	46 of 50

- >>> UART4_RX_M1
- >>> UART4_TX_M1
- >>> UART3_RX_M1
- >>> UART3_TX_M1
- >>> CAN1_RX_M1
- >>> CAN1_TX_M1
- >>> UART9_TX_M1
- >>> UART9_RX_M1
- >>> UART6_TX_M1/PWM8_M1
- >>> UART6_RX_M1/PWM9_M1
- >>> UART5_RX_M0/CAN0_TX_M1
- >>> UART5_TX_M0/CAN0_RX_M1


UART3_M1



UART9_M1




UART4_M1



UART5_M1-Option


If no MicroSD Card function:



With CAN function,
need to add external
CAN transceiver IC



UART6_M1-Option








If no MicroSD Card function:



CAN1_M1


CAN transceiver IC






CY7C68013A


CY7C68013A
QFN56_6R00X8R00X1R00




VCC12V_DCIN-0.02R




VCC5V0_SYS-0.02R




VCC3V3_SYS-0.02R




VDD_CPU-0.01R




VDD_LOGIC-0.02R




VDD_GPU-0.02R




VDD_NPU-0.02R




VCC_DDR-0.02R




VDDA0V9_PMU =0.05R




VCCA1V8_PMU=0.05R




VCC3V3_PMU =0.05R




VCC_1V8 =0.02R




VCC_3V3 =0.02R







VDDA_0V9 =0.05R




VCCA_1V8 =0.05R







VDDA0V9_IMAGE =0.05R VCCA1V8_IMAGE =0.05R VCCIO_ACODEC =0.05R VCCIO_SD=0.05R



VCC3V3_SD =0.05R



Rockchip 瑞芯微电子				Rockchip Electronics Co., Ltd	
Project:	RK_EVb1_RK3568_DDR4P216SD6				
File:	98.Power Test-ADC				
Date:	Wednesday, September 23, 2020	Rev:	V1.0		
Designed by:	Zhangtz	Reviewed by:	Default	Sheet:	49 of 50



TOP Mark

BOTTOM Mark



Rockchip 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	99.Mark/Hole/Heatsink		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	50 of 50